*  @286Tech I think nmigen assignments are more like VHDL blocking assignments. It allows things like:
m.d.comb += sig.eq(sig2)
with m.If(...):
    m.d.comb += sig.eq(sig3)
This implements mux based on If